# Space Vector Modulation for Three-Phase Six-Switch Dual-Terminal Converter

Mojtaba Heydari Electrical Engineering and Computer Science Department Qom University of Technology Qom, Iran mojtabaheydari@gmail.com

Ali Yazdian Varjani Electrical Engineeering and Computer Science Department Tarbiat Modare University Tehran, Iran yazdian@modares.ac.ir Mustafa Mohamadian Electrical Engineering and Computer Science Department Tarbiat Modares University Tehran, Iran mohamadian@modares.ac.ir

*Abstract*— Recently, six-switch dual-terminal inverter (SSDTI) has been proposed as a reduced switch count converter which employs less number of semiconductor devices compared with former dual-terminal inverters proposed so far in the literature. The sinusoidal pulse width modulation (SPWM) is the only switching method which has been presented for this inverter. In this paper a space vector modulation (SVM) switching method is introduced for SSDTI. The proposed SVM method is developed for different frequency (DF) mode of SSDTI operation. Furthermore, different SVM switching patterns are proposed to achieve minimum total harmonic distortion (THD) and minimum number of switching. The performance of the proposed SVM is verified by simulation and experimental results.

Keywords— Reduced switch-count converters, Six-switch Dualterminal inverter (SSDTI), Space vector modulation (SVM), Different frequency (DF) mode

# I. INTRODUCTION

Implementing low-cost power inverters has gained traction in power-electronics-based systems especially motor drive systems. Furthermore, in many applications, there is a need for independently supplying two three-phase AC loads. These two objectives have been addressed in the literature by using reduced switch-count dual-terminal inverters (RSCDTI) [1-3]. RSCDTIs employ less number of active switches compared with two B6 inverters, which consists of twelve switches and free-wheeled diodes. In several papers, five-leg inverter and nine-switch inverter (NSI) have been used as RSCDTI [1, 2, 4-9]. As shown in Fig. 1 (a), in five-leg inverter, two phases of each load are separately connected to four legs of the inverter, while one leg is shared between the third phase of the loads [1]. Nine-switch inverter that is shown in Fig. 1 (b) has three legs each composed of three switches. The middle switches  $S_{AM}$ ,  $S_{BM}$  and  $S_{CM}$  are the joints between the two outputs [2].

Recently six-switch dual-terminal inverter (SSDTI) has been presented for independently controlling two three-phase loads using less number of switches (Fig.2) [3]. SSDTI has also been used as an AC/AC converter in [10-12]. SSDTI has only six active switches and hence its number of switches is reduced by 33 and 40%, respectively, compared with nine-switch and five-leg inverters. A sinusoidal pulse width modulation (SPWM) method for SSDTI has already presented in [3]. In this method, two reference signals (upper and lower) are used for each phase. Gate signals of upper and lower switches are resulted from comparing the carrier signal with upper and lower reference signals, respectively. Gate signals of middle switches are generated by logical XOR of the upper and lower gate signals in each leg. Applying this scheme, there are always two ON switches in each leg.

This paper proposes space vector modulation (SVM) methods



Fig. 1. (a) Five-leg inverter, (b) Nine-switch inverter

for SSDTI. In order to reduce the number of semiconductor switching and minimize the output THD, some specific switching patterns for SVM are also proposed. This paper consists of five sections. Section II describes the carrier based PWM control method for SSDTI. Section III examines the proposed SVM for six-switch dual-terminal inverter. Two special SVM switching patterns with minimum number of switching and minimum THD are presented in section IV. Finally, the validity of performance of the proposed SVM is verified by simulation and experimental results in Section V.

## II. SINUSOIDAL PWM SWITCHING METHOD

Fig. 3 illustrates a general six-switch dual-terminal converter (SSDTC) which can be used as inverter or AC/AC converter. In the case of inverter, it is needed to feed the DC link through an extra DC source such as a front-end rectifier for charging the DC-link capacitors. It should be noticed that there is no need to the extra DC source in AC/AC applications since the DC-link capacitors can be charged through one of the AC terminals using appropriate control method. In Fig. 3, voltage levels of DC-link capacitors are considered as a function of three a, b and c coefficients. These coefficients are to be adjusted in a manner to achieve balanced three-phase outputs voltages without DC component.



Fig. 2. Dual-terminal six-switch inverter

The sinusoidal PWM switching method for six-switch dualterminal converter is shown in Fig. 4. There are two reference signals (upper and lower) for each leg of converter. The lower reference signal ( $V_{refJL}$ ) which is related to the lower output should not be higher than the upper reference signal ( $V_{refJU}$ ) at any moment. For this reason, the offset value for each reference waveform should be considered to prevent interference between modulating signals [3]. Gate signals of  $S_{BU}$  and  $S_{CU}$  switches are resulted from comparing  $V_{refJU}$  with the carrier signal. Gate signals of  $S_{BL}$  and  $S_{CL}$  switches are the logical NOT of the values obtained by comparing  $V_{refJL}$  with the carrier signal. Gate signals of  $S_{BM}$  and  $S_{CM}$  are generated by logical XOR of the upper and lower gate signals in each leg. Applying this scheme, in each inverter leg, two switches are always ON. Fig. 5 shows sinusoidal PWM method switching vectors.

### III. SVM FOR SIX-SWITCH DUAL-TEMINAL CONVERTER

Similar to nine-switch converter SVM method, the proposed SVM for SSDTC is only presented for DF mode. However, in contrast to nine-switch converter, there is no zero vector in SSDTC and when one of the outputs has an active vector, the other output also has another active vector, whereas in nine-switch converter when one of the outputs has an active vector, the other output has long zero vector. Considering this fact, the switching time intervals of vectors will be calculated in the following. As mentioned earlier, two switches are always ON in each inverter leg and as a result the different switching modes of SSDTC will be nine as shown in Fig. 6. Table II shows these nine modes of operation and the corresponding phase voltage of upper and lower terminals in each mode. An inverter leg may be in  $\{1\}, \{0\}$  or  $\{-$ 1} states. The state of semiconductors in these states is illustrated in Table I where, J is B, or C. Voltage levels of DC-link capacitors are assumed to be  $aV_{DC}$ ,  $bV_{DC}$  and  $cV_{DC}$  in which  $V_{DC}$  is DC-link voltage. The upper  $(\overline{V}_U)$  and lower  $(\overline{V}_L)$  space vectors of SSDTC in each switching mode are tabulated in Table III. To determine correct active switches, two space vectors are depicted in complex plane, Fig. 7. The SVM active vectors are determined regarding to location of the lower reference signal ( $V_{Lref}$ ) in Fig.7(a) and the upper reference signal  $(V_{Uref})$  in Fig. 7(b). The reference signals for the upper and lower outputs are defined as:

$$\overline{V}_{ref \, U} = V_{ref \, U} e^{j\alpha_U} \tag{1}$$

$$\overline{V}_{ref L} = V_{ref L} e^{j\alpha_L}$$
<sup>(2)</sup>

)

$$\alpha_{II} = 2\pi f_{II} t + \phi_{II} \tag{3}$$

$$\alpha_L = 2\pi f_L t + \phi_L \tag{4}$$

Similar to SPWM switching method of SSDTC, the DC-link voltage coefficients a, b and c do not have any impact on phase

where



Fig. 3. Genaral six-switch dual-terminal converter



Fig. 4. Sinusoidal PWM method for six-switch dual-terminal converter



Fig. 5. Sinusoidal PWM method switching vector

voltage amplitudes and their values may only result in making DC offset in the output voltages. Therefore, in order to make upper and lower space vectors symmetrical and for more simplicity, it is assumed that coefficient b is equal to zero and the coefficients a and c are equal to 0.5 (in accordance with the relation a+b+c=1). Considering this assumption, the symmetrical upper and lower space vectors are depicted in Fig. 8. In this figure, the total area of space diagram is divided to two A and B regions. In this paper, a method for creating reference vectors  $\overline{V}_{refU}$  and  $\overline{V}_{refL}$  using the upper and lower space vectors is proposed. For this purpose, depending on the location of reference vector (A or B region), a combination of switching vectors of different operation modes is used in a specific sequence to create reference space vectors. If the upper reference vector  $(\bar{V}_{refU})$  is in region A, a combination of vectors V<sub>1</sub>, V<sub>8</sub>, V<sub>9</sub> and  $V_5$  is employed. In the case where  $\overline{V}_{refU}$  is placed in region B, the vectors  $V_1$ ,  $V_9$ ,  $V_6$  and  $V_5$  are selected for switching. It should be noticed that when these vectors are applied, their effect should also be considered in the lower terminal of SSDTC. As an instance, using vector V<sub>1</sub> in each switching cycle for creating  $\overline{V}_{refU}$ , according to Fig. 8, will have an effect on  $\overline{V}_{refL}$ .

The selected switching vectors in each switching cycle with attention to the presence region of  $\overline{V}_{refU}$  and  $\overline{V}_{refL}$  are tabulated in Table IV. Based on the location of the reference vectors, the correct active vectors are determined according to this table.



TABLE I. STATE OF SWITCHES IN TABLE 1 VECTORS

	$S_{JU}$	$S_{JM}$	S <sub>JL</sub>
1	ON	OFF	ON
0	OFF	ON	ON
-1	ON	ON	OFF

The selected switching vectors in each switching cycle with attention to the presence region of  $\overline{V}_{refU}$  and  $\overline{V}_{refL}$  are tabulated in Table IV. Based on the location of the reference vectors, the correct active vectors are determined according to Table IV.

If it is assumed that both  $\overline{V}_{refU}$  and  $\overline{V}_{refL}$  are placed in region A, the switching time intervals of vectors are calculated as:

$$V_{refU}\cos\alpha_{U} = \frac{1}{T_{c}} \left[ t_{1} \left( \frac{V_{DC}}{3} \right) - t_{9} \left( \frac{V_{DC}}{3} \right) - t_{8} \left( \frac{V_{DC}}{3} \right) - t_{5} \left( \frac{V_{DC}}{3} \right) \right]$$
(5)

$$V_{refU} \sin \alpha_U = \frac{t_4}{T_c} \left( \frac{\sqrt{3}}{3} V_{dc} \right)$$
(6)

$$V_{refL}\cos\alpha_L = \frac{1}{T_c} \left[ t_1 \left( \frac{V_{DC}}{3} \right) + t_4 \left( \frac{V_{DC}}{3} \right) - t_9 \left( \frac{V_{DC}}{3} \right) + t_5 \left( \frac{V_{DC}}{3} \right) \right]$$
(7)

$$V_{refL} \sin \alpha_L = \frac{t_8}{T_c} \left( \frac{\sqrt{3}}{3} V_{dc} \right)$$
(8)

where,  $t_1$ ,  $t_4$ ,  $t_8$ ,  $t_9$  and  $t_5$  are, respectively, the time intervals of vectors  $V_1$ ,  $V_4$ ,  $V_8$ ,  $V_9$  and  $V_5$  and  $T_C$  is switching period.

According to aforementioned equations, the value of time intervals of active vectors can be obtained as:

$$t_5 = T_C - t_1 - t_4 - t_9 - t_8 \tag{9}$$

$$t_1 = T_c \left(\frac{3}{\pi} \hat{m}_U \cos \alpha_U + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U\right)$$
(10)

$$t_4 = T_c \left( \frac{2\sqrt{3}}{\pi} \, \hat{m}_U \sin \alpha_U \right) \tag{11}$$

$$t_9 = T_c \left( -\frac{3}{\pi} \hat{m}_L \cos \alpha_L + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_L \sin \alpha_L \right)$$
(12)

$$t_8 = T_c \left( \frac{2\sqrt{3}}{\pi} \hat{m}_L \sin \alpha_L \right) \tag{13}$$

 $\hat{m}_{_{U}}$  and  $\hat{m}_{_{L}}$  are modified modulation indices and defined by:

$$\hat{m}_U = \frac{V_{refU}}{\hat{V}_{lww}} \tag{14}$$

$$\hat{m}_L = \frac{V_{refL}}{\hat{V}_{lsw}} \tag{15}$$

where  $\hat{V}_{lsw}$  is the amplitude of fundamental component of square wave voltage in B6 inverter which is equal to  $2V_{DC}/\pi$ .



Fig. 7. Space vector diagrams for SSDTC: a) Lower output, b) Upper output

TABLE II. SWITCHING VCTORS OF SSDTC AND THE CORRESPONDING PHASE VOLTAGE OF UPPER AND LOWER TERMINALS

Vector	Leg B	Leg C	V <sub>AU</sub>	V <sub>BU</sub>	V <sub>CU</sub>	V <sub>AL</sub>	V <sub>BL</sub>	V <sub>CL</sub>
1	0	0	$2(b+c)V_{DC}/3$	-(b+c)V <sub>DC</sub> /3	$-(b+c)V_{DC}/3$	$2cV_{DC}/3$	-cV <sub>DC</sub> /3	-cV <sub>DC</sub> /3
2	0	1	$(-a+b+c)V_{DC}/3$	(-a-2b-2c)V <sub>DC</sub> /3	$(2a+b+c)V_{DC}/3$	$2cV_{DC}/3$	-cV <sub>DC</sub> /3	-cV <sub>DC</sub> /3
3	0	-1	$(-a+b+c)V_{DC}/3$	(-a-2b-2c)V <sub>DC</sub> /3	$(2a+b+c)V_{DC}/3$	$(-a-b+c)V_{DC}/3$	(-a-b-2c)V <sub>DC</sub> /3	$(2a+2b+c)V_{DC}/3$
4	1	0	$(-a+b+c)V_{DC}/3$	$(2a+b+c)V_{DC}/3$	$(-a-2b-2c)V_{DC}/3$	$2cV_{DC}/3$	-cV <sub>DC</sub> /3	-cV <sub>DC</sub> /3
5	1	1	-2aV <sub>DC</sub> /3	$aV_{DC}/3$	$aV_{DC}/3$	$2cV_{DC}/3$	$-cV_{DC}/3$	$-cV_{DC}/3$
6	1	-1	-2aV <sub>DC</sub> /3	$aV_{DC}/3$	$aV_{DC}/3$	$(-a-b+c)V_{DC}/3$	(-a-b-2c)V <sub>DC</sub> /3	$(2a+2b+c)V_{DC}/3$
7	-1	0	$(-a+b+c)V_{DC}/3$	$(2a+b+c)V_{DC}/3$	$(-a-2b-2c)V_{DC}/3$	$(-a-b+c)V_{DC}/3$	$(2a+2b+c)V_{DC}/3$	$(-a-b-2c)V_{DC}/3$
8	-1	1	-2aV <sub>DC</sub> /3	aV <sub>DC</sub> /3	aV <sub>DC</sub> /3	$(-a-b+c)V_{DC}/3$	$(2a+2b+c)V_{DC}/3$	(-a-b-2c)V <sub>DC</sub> /3
9	-1	-1	$(a+b)V_{DC}/3$	$aV_{DC}/3$	$aV_{DC}/3$	$-2(a+b)V_{DC}/3$	$(a+b)V_{DC}/3$	$(a+b)V_{DC}/3$

		TABLE III.	DIFFERENT SWITCHING MODES OF SSDTC AND	UPPER AND LOWER SPACE VECTORS
Vector	Leg B	Leg C	$\overline{V}_U$	$\overline{V}_L$
$\overline{V}_1$	0	0	$2(b+c) V_{DC}/3 + 0j$	$2c V_{\rm DC}/3 + 0j$
$\overline{V}_2$	0	1	$(-a+b+c)V_{DC}/3 - j\sqrt{3}V_{DC}/3$	$2c V_{\rm DC}/3 + 0j$
$\overline{V}_3$	0	-1	$(-a + b + c)V_{DC}/3 - j\sqrt{3}V_{DC}/3$	$(-a - b + c)V_{DC}/3 - j\sqrt{3}V_{DC}/3$
$\overline{V}_4$	1	0	$(-a + b + c)V_{DC}/3 + j\sqrt{3}V_{DC}/3$	$2c V_{\rm DC}/3 + 0j$
$\overline{V}_5$	1	1	$-2a V_{\rm DC}/3 + 0j$	$2c V_{\rm DC}/3 + 0j$
$\overline{V}_6$	1	-1	$-2a V_{\rm DC}/3 + 0j$	$(-a - b + c)V_{DC}/3 - j\sqrt{3}V_{DC}/3$
$\overline{V}_7$	-1	0	$(-a + b + c)V_{DC}/3 + j\sqrt{3}V_{DC}/3$	$(-a - b + c)V_{DC}/3 + j\sqrt{3}V_{DC}/3$
$\overline{V}_8$	-1	1	$-2a V_{\rm DC}/3 + 0j$	$(-a - b + c)V_{DC}/3 + j\sqrt{3}V_{DC}/3$
$\overline{V}_9$	-1	-1	$-2a V_{\rm DC}/3 + 0j$	$-2a V_{\rm DC}/3 + 0j$



Fig. 8. Space vector diagrams for SSDTC with a = c = 0.5, b = 0: a) Lower output, b) Upper output

Following the same procedure, the switching time intervals of vectors in other regions can be obtained which are tabulated in Table V. In this table, the value of  $\alpha_U$  and  $\alpha_L$  should be normalized between 0 and  $\pi$ . Considering the fact that the sum of the time intervals of vectors is less than switching period, the upper and lower modified modulation indices should always fulfill the following criteria:

$$\hat{m}_U \le \frac{\sqrt{3}V_{dc}/12}{2V_{dc}/\pi} = 0.2267 \tag{16}$$

$$\hat{m}_L \le \frac{\sqrt{3}V_{dc}/12}{2V_{dc}/\pi} = 0.2267 \tag{17}$$

Thus, 22.67 percent of  $\hat{V}_{1_{SW}}$  in B6 inverter is achieved.

#### IV. OPTIMUM SWITCHING VECTOR SEQUENCE

In this section, we try to find optimum SSDTC vector sequences for the proposed SVM. For this purpose, a special

TABLE IV. SWITCHING VECTORS SELECTION BASED ON BASED ON THE LOCATION OF THE REFERENCE VECTOR

$\overline{V}_{_{refU}}$	$\overline{V}_{_{refL}}$	The Selected Switching Vectors in Each Cycle
Region A	<b>Region A</b> ( $0 \le \alpha_L < \pi$ )	Mode 1 (V <sub>1</sub> ), Mode 4 (V <sub>4</sub> ), Mode 8 (V <sub>8</sub> ), Mode 9 (V <sub>9</sub> ), Mode 5 (V <sub>5</sub> )
$0 \le \alpha_{_U} < \pi$	<b>Region B</b> $(\pi \le \alpha_L < 2\pi)$	Mode 1 (V <sub>1</sub> ), Mode 4 (V <sub>4</sub> ), Mode 6 (V <sub>6</sub> ), Mode 9 (V <sub>9</sub> ), Mode 5 (V <sub>5</sub> )
Region B $\pi \le \alpha \le 2\pi$	Region A $0 \le \alpha_L < \pi$ )	Mode 1 (V <sub>1</sub> ), Mode 2 (V <sub>2</sub> ), Mode 8 (V <sub>8</sub> ), Mode 9 (V <sub>9</sub> ), Mode 5 (V <sub>5</sub> )
$n \preceq \alpha_U < 2n$	Region B $(\pi \le \alpha_L < 2\pi)$	Mode 1 (V <sub>1</sub> ), Mode 2 (V <sub>2</sub> ), Mode 6 (V <sub>6</sub> ), Mode 9 (V <sub>9</sub> ), Mode 5 (V <sub>5</sub> )

switching vector sequence is presented in Fig. 9(a). This switching sequence reduces the number of semiconductor switching and as a result decreases the switching loss. In this method, vector  $V_5$  is placed between other active vectors during each switching cycle. Thus, when the legs status changes form  $\{1,0\}$  or  $\{0,1\}$  to  $\{-1,1\}$  or  $\{1,-1\}$ , vector  $V_5$  ( $\{1,1\}$ ) is used in order to minimum the number of switching.

Fig. 9(b) shows another special sequence of switching vectors which results in low output voltage THD. To achieve this objective, the combination of switching vectors is chosen so that vector  $V_5$  is placed between  $V_1$ ,  $V_2$  or  $V_1$ ,  $V_4$  and also between  $V_8$ ,  $V_9$  or  $V_6$ ,  $V_9$  to make the switching pattern symmetrical. As shown in Fig. 9(b), each group of symmetrical vectors is placed in one side of the switching pattern which makes the whole switching cycle asymmetric. To overcome this problem and make the cycle symmetrical, another specific switching sequence is proposed as reflected in Fig. 9(c). First, the vectors  $V_1$ ,  $V_2$  or  $V_1$ ,  $V_4$  are used, then  $V_9$ ,  $V_8$  or  $V_9$ ,  $V_6$  are employed

TABLE V.	SWITCHING VECTORS SELECTION BASED ON BASED ON THE
	LOCATION OF THE REFERENCE VECTOR

$\overline{V}_{ref U}$	$\overline{V}_{ref\ L}$	Switching Time Intervals of Vectors in One Cycle
		$t_1 = T_C \left( \frac{3}{\pi} \hat{m}_U \cos \alpha_U + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$ $= \pi \left( \frac{2\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$
	<b>Region A</b> $0 \le \alpha_L < \pi$	$t_4 = T_C \left( \frac{\pi}{\pi} m_U \sin \alpha_U \right)$ $t_9 = T_C \left( -\frac{3}{\pi} \hat{m}_L \cos \alpha_L + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_L \sin \alpha_L \right)$
<b>Region A</b>		$t_8 = T_C \left(\frac{2\sqrt{3}}{\pi} \hat{m}_L \sin\alpha_L\right)$ $t_5 = T_C - t_1 - t_4 - t_9 - t_8$
$0 \le a_U < \pi$		$t_1 = T_C \left(\frac{3}{\pi} \hat{m}_U \cos \alpha_U + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U\right)$
		$t_4 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$
	<b>Region B</b> $\pi \le \alpha_L < 2\pi$	$t_9 = T_C \left(\frac{3}{\pi}\hat{m}_L \cos\alpha_L + \frac{1}{2} - \frac{\sqrt{3}}{\pi}\hat{m}_L \sin\alpha_L\right)$
		$t_6 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_L \sin \alpha_L \right)$
		$t_5 = T_C - t_1 - t_4 - t_9 - t_6$
		$t_1 = T_C \left( -\frac{3}{\pi} \hat{m}_U \cos \alpha_U + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$
	Region A	$t_2 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$
	$0 \le \alpha_L < \pi$	$t_9 = T_C \left( -\frac{3}{\pi} \hat{m}_L \cos\alpha_L + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_L \sin\alpha_L \right)$
Region B		$t_8 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_L \sin\alpha_L \right)$
$\pi\!\leq\!\alpha_U<\!2\pi$		$t_5 = T_C - t_1 - t_2 - t_9 - t_8$
		$t_1 = T_C \left(\frac{3}{\pi} \hat{m}_U \cos \alpha_U + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U\right)$
	<b>D</b> ( <b>D</b>	$t_2 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_U \sin \alpha_U \right)$
	<b>Kegion B</b> $\pi \le \alpha_L < 2\pi$	$t_9 = T_C \left( -\frac{3}{\pi} \hat{m}_L \cos\alpha_L + \frac{1}{2} - \frac{\sqrt{3}}{\pi} \hat{m}_L \sin\alpha_L \right)$
		$t_6 = T_C \left( \frac{2\sqrt{3}}{\pi} \hat{m}_L \sin\alpha_L \right)$
		$t_5 = T_C - t_1 - t_2 - t_9 - t_6$

 TABLE VI.
 The Number of Switching per Cycle in Different

 METHODS
 The Number of Switching per Cycle in Different

SVM	SVM	SVM	SPWM
(Minimum THD)	(Low THD)	(Minimum Switching)	
26	24	12	16

TABLE VII.	SIMULATION AND EXPERIMENTAL RESULTS

Parameter	Value	Parameter	Value
$V_{DC}$	208 V	$f_U$	50 Hz
R	5 Ohm	$f_L$	60 Hz
L	6 mH	Switching Frequency	6 kHz
R'	7 Ohm	$\hat{m}_{U}$ (SVM)	0.2267
L'	5 mH	$\hat{m}_L$ (SVM)	0.17

and finally the inverse of these two vector sets are applied. Although this procedure leads to the minimum THD, it increases the number of switching. Table VI shows the number of switching per cycle in different switching method.

# V. SIMULATION AND EXPERIMENTAL RESULTS

In this section, the performance and the validity of the proposed SVMs are investigated by simulation and experimental results. The prototype of the proposed system is shown in Fig. 10. Two resistive-inductive loads are connected to the outputs of SSDTI. The control scheme has been implemented on a TMS320F2812 DSP. Simulation and experimental parameters are listed in Table VII.

Figs. 11 and 12 show simulation and experimental waveforms of the line voltages and currents of both terminals, respectively, when the proposed SVM with minimum switching is used. It should be noticed that since simulation and experimental waveforms of the line voltages and currents for the other two proposed SVM (low THD and minimum THD) resemble Figs. 11 and 12, to avoid verbiage, the simulation and experimental results are discussed here only for the proposed SVM with minimum switching. As is reflected in the Figs. 11 and 12, the frequency and amplitude of the waveform are at the expected values and the current waveform are balanced without DC component thus the proposed SVM method is able to control SSDTC correctly. The DC link capacitor voltages with SVM method are shown in Fig. 13. It can be seen that voltages have settled at the anticipated levels with no extra control mechanism.

The THDs of the output currents against modulation indices with different proposed SVM sequences are displayed in Fig. 14(a). This figure also includes the output THD with SPWM method for better illustration of output waveform characteristics. As is reflected in the figure and was expected, the SVM method with minimum THD has the lowest THD among switching methods. The SPWM and SVM with minimum switching have similar THDs, whereas the THD of the SVM with low THD is less. Fig. 14(b) illustrates the efficiency of the different switching method. As it can be seen in the figure, the SVM with minimum switching method has the highest efficiency in comparison with other methods. SPWM method is ranked second and SVM with low THD and minimum THD are reached third and fourth, respectively.

#### VI. CONCLUSION

The novel Space Vector Modulation (SVM) for six-switch dual-terminal inverter (SSDTC) was proposed in this paper. Since there are no zero vectors in SSDTC and when one of the outputs has an active vector, the other output also has another



Fig. 10 Prototype of the proposed system

$\overline{V}_{refl}$	y in A		Vref L	in A	_	<b>V</b> ref i	u in A	. ,	V <sub>ref L</sub>	in A					
$\overline{V}_1$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_8$	$\overline{V}_9$		$\overline{V}_1$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_4$	$\overline{V}_1$	$\overline{V}_9$	$\overline{V}_8$	$\overline{V}_5$	$\overline{V}_8$	$\overline{V}_9$
$t_1$	t4	t 5	t <sub>8</sub>	t9		t1/2	t <sub>4</sub> /2	t <sub>5</sub> /2	t <sub>4</sub> /2	t1/2	t <sub>9</sub> /2	t <sub>8</sub> /2	t <sub>5</sub> /2	t <sub>8</sub> /2	t <sub>9</sub> /2
Vref l	in A		$\overline{V}_{ref L}$	in B	_	$\overline{V}_{ref}$	u in A		V <sub>ref L</sub>	in B		-		-	
$\overline{V}_1$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_6$	$\overline{V}_9$		$\overline{V}_1$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_4$	$\overline{V}_1$	$\overline{V}_9$	$\overline{V}_6$	$\overline{V}_5$	$\overline{V}_6$	$\overline{V}_9$
$t_1$	t4	t 5	t <sub>6</sub>	t9	]	t1/2	t <sub>4</sub> /2	t <sub>5</sub> /2	t <sub>4</sub> /2	t1/2	t <sub>9</sub> /2	t <sub>6</sub> /2	t <sub>5</sub> /2	t <sub>6</sub> /2	t <sub>9</sub> /2
Vref l	<sub>U</sub> in B		V <sub>ref L</sub>	in A	_	$\overline{V}_{ref}$	<sub>U</sub> in B		V <sub>ref L</sub>	in A		_	_	_	_
$\overline{V}_1$	$\overline{V}_2$	$\overline{V}_5$	$\overline{V}_8$	$\overline{V}_9$		$\overline{V}_1$	$\overline{V}_2$	$\overline{V}_5$	$\overline{V}_2$	$\overline{V}_1$	$\overline{V}_9$	$\overline{V}_8$	$\overline{V}_5$	$\overline{V}_8$	V <sub>9</sub>
$t_1$	t 2	t 5	t <sub>8</sub>	t9		t1/2	t <sub>2</sub> /2	t <sub>5</sub> /2	t <sub>2</sub> /2	t1/2	t <sub>9</sub> /2	t <sub>8</sub> /2	t <sub>5</sub> /2	t <sub>8</sub> /2	t <sub>9</sub> /2
Vref l	<sub>U</sub> in B	-	$\overline{V}_{ref L}$	in B		V <sub>ref</sub>	U in B		V <sub>ref L</sub>	in B					
$\overline{V}_1$	$\overline{V}_2$	$\overline{V}_5$	$\overline{V}_6$	$\overline{V}_9$	]	$\overline{V}_1$	$\overline{V}_2$	$\overline{V}_5$	$\overline{V}_2$	$\overline{V}_1$	V9	$\overline{V}_6$	$\overline{V}_5$	$\overline{V}_6$	V <sub>9</sub>
t <sub>1</sub>	t 2	t 5	t <sub>6</sub>	t9	]	t <sub>1</sub> /2	t <sub>2</sub> /2	t <sub>5</sub> /2	t <sub>2</sub> /2	t <sub>1</sub> /2	t <sub>9</sub> /2	t <sub>6</sub> /2	t <sub>5</sub> /2	t <sub>6</sub> /2	t <sub>9</sub> /2
		(a)			-					(b)	)				

$\overline{V}_{ref}$	u in A	. 7	V <sub>ref L</sub>	in A		-			
$\overline{V}_1 \\$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_4$	$\overline{V}_1$	V9	$\overline{V}_8$	$\overline{V}_5$	$\overline{V}_8$	$\overline{V}_9$
t1/2	t <sub>4</sub> /2	t <sub>5</sub> /2	t <sub>4</sub> /2	t1/2	t9/2	t <sub>8</sub> /2	t <sub>5</sub> /2	t <sub>8</sub> /2	t <sub>9</sub> /2
$\overline{V}_{ref}$	y in A		V <sub>ref L</sub>	in B					
$\overline{V}_1$	$\overline{V}_4$	$\overline{V}_5$	$\overline{V}_4$	$\overline{V}_1$	$\overline{V}_9$	$\overline{V}_6$	$\overline{V}_5$	$\overline{V}_6$	$\overline{V}_9$
t1/2	t <sub>4</sub> /2	t <sub>5</sub> /2	t <sub>4</sub> /2	t1/2	t <sub>9</sub> /2	t <sub>6</sub> /2	t <sub>5</sub> /2	t <sub>6</sub> /2	t <sub>9</sub> /2
_									
V <sub>ref l</sub>	U in B	1	V <sub>ref L</sub>	in A					
$\overline{V}_{ref}$ $\overline{V}_1$	$\overline{\mathbf{V}}$ in B	$\overline{V}_5$	$\overline{V}_{refL}$ $\overline{V}_2$	in A V <sub>1</sub>	V9	$\overline{V}_8$	$\overline{V}_5$	$\overline{V}_8$	V9
$\frac{\overline{V}_{refl}}{\overline{V}_1}$ $\frac{1}{t_1/2}$	$\overline{V}$ in B $\overline{V}_2$ $t_2/2$	$\overline{V}_5$ $t_5/2$	$\overline{V}_{refL}$ $\overline{V}_2$ $t_2/2$	in A $\overline{V}_1$ $t_1/2$	<b>V</b> <sub>9</sub> t <sub>9</sub> /2	$\overline{V}_8$ $t_8/2$	$\overline{V}_5$ $t_5/2$	$\overline{V}_8$ $t_8/2$	<b>V</b> <sub>9</sub> t <sub>9</sub> /2
$\frac{\overline{V}_{refl}}{\overline{V}_{1}}$ $\frac{\overline{V}_{1}}{\overline{V}_{refl}}$	$ \frac{1}{V_2} $ in B $ \frac{\overline{V}_2}{t_2/2} $ $ \frac{t_2/2}{t_2} $ in B	$\overline{V}_5$ $t_5/2$	$\overline{V}_{refL}$ $\overline{V}_2$ $\overline{V}_2$ $\overline{V}_{2/2}$ $\overline{V}_{refL}$	in A $\overline{V}_1$ $t_1/2$ in B	<u>V</u> 9 t9/2	$\overline{V}_8$ $t_8/2$	$\overline{V}_5$ $t_5/2$	$\overline{V}_8$ $t_8/2$	<u>V</u> 9 t9/2
$\frac{\overline{V}_{ref1}}{\overline{V}_1}$ $\frac{\overline{V}_1}{\overline{V}_{ref1}}$ $\overline{V}_1$		$\overline{V}_5$ $t_5/2$ $\overline{V}_5$	$ \overline{V}_{refL} = \overline{V}_2 $ $ \overline{V}_2 = \overline{V}_2 $ $ \overline{V}_{refL} = \overline{V}_2 $	in A $\overline{V}_1$ $t_1/2$ in B $\overline{V}_1$	<b>V</b> <sub>9</sub> t <sub>9</sub> /2 <b>V</b> <sub>9</sub>	$\overline{V}_8$ $t_8/2$ $\overline{V}_6$	$\overline{V}_5$ $t_5/2$ $\overline{V}_5$	$\overline{V}_8$ $t_8/2$ $\overline{V}_6$	<b>V</b> <sub>9</sub> t <sub>9</sub> /2 <b>V</b> <sub>9</sub>

(c)

Fig. 9. Proposed SVM patterns;, (a) with minimum switching, (b) with low THD, (c) with minimum THD



Fig. 11. Upper terminal waveforms, (a) Simulation results, (b) Experimental results



Fig. 12. Lower terminal waveforms, (a) Simulation results, (b) Experimental results

active vector, a specific sequence of vectors is employed to create upper and lower terminals reference vectors. Introducing the proposed SVM and calculating the switching time interval of vectors were developed. Also, a reduced number of semiconductor switching pattern of SVM was proposed. In addition, the SVM with low THD and minimum THD were presented to achieve output waveforms with better THD. The effective operation of the proposed SVM method and different SVM sequences were demonstrated by simulation and confirmed through experimental implementation.



Fig. 13. DC link capacitors voltage, (a) Simulation results, (b) Experimental results



Fig. 14. Comparison of different switching method, (a) Efficiency, (b) THD

#### REFERENCES

- M. Hizume, S. Yokomizo, K. Matsuse, "Independent Vector Control of Parallel-Connected Two Induction Motors by a Five-Leg Inverter," *IEE Japan Papers of Joint Technical Meeting on Semiconductor Power Converte*, SPC-03, 2003, pp.5-10.
- [2] T. Kominami and Y. Fujimoto, "A Novel Nine-Switch Inverter for Independent Control of Two Three-Phase Loads," *IEEE Industry Applications Society Annual Conference (IAS)*, 2007, pp.2346-2350.
- [3] M. Heydari, A. Yazdian, M. Mohamadian and A. Fatemi, "Three-Phase Dual-Output Six-Switch Inverter," *IET Power Electronicss*, Vol. 5, No. 9, 2012, pp.1634-1650.
- [4] C. Liu, B. Wu, N. Zargari and D. Xu, "A Novel Three-phase Three-leg AC/AC Converter Using Nine IGBTs," *IEEE Transactions on Power Electronics*, Vol. 24, No. 5, 2009, pp.1151-1160.
- [5] S. M. Dehghan, M. Mohamadian and A. Yazdian, "Hybrid electric vehicle based on bidirectional Z-source nine-switch inverter," *IEEE Transactions on Vehicular Technology*, Vol. 59, No. 6, 2010, pp. 2641–2653.
- [6] K. A. Aganah and O. Ojo, "Pulsed-Width Modulation Technique for Family of (3N+3)-Switch Converters," *Energy Conversion Congress and Exposition* (ECCE), 2014, pp.1035-1042.
- [7] C. S. Lim, N. A. Rahim, W. P. Hew, E. Levi, "Model Predictive Control of a Two-Motor Drive With Five-Leg-Inverter Supply," *IEEE Transactions on Industrial Electronics*, Vol. 60, No. 1, 2013, pp. 54-65.

- [8] S. M. Dehghan, M. Mohamadian, A. Yazdian and F. Afsharzadeh, "Dual-Input–Dual-Output Z-Source Inverter," *IEEE Transactions on Power Electronics*, Vol. 25, No. 2, 2010, pp. 360-368.
- [9] F. Gao, L. Zhang, L. Ding, P. C. Loh, "Optimal Pulsewidth Modulation of Nine-Switch Converter," *IEEE Transactions on Industrial Electronics*, Vol. 25, No. 9, 2010, pp. 2331-2343.
- [10] M. Heydari, A. Yazdian and M. Mohamadian, "A Novel Three-Phase to Three-Phase AC/AC Converter Using Six IGBTs," *Electric Power and Energy Conversion Systems (EPECS)*, 2011, pp.1-7.
- [11] M. Heydari and K. Smedley, "A Cost-Effective Sensorless Variable-Speed Wind Energy Systems,", Pulsed-Width Modulation Technique for Family of (3N+3)-Switch Converters," *Power Electronics, Drives Systems & Technologies Conference (PEDSTC)*, 2012, pp.244-250.
- [12] M. Heydari, A. Yazdian and M. Mohamadian, "A Novel Variable- Speed Wind Energy System Using Induction Generator and Six-Switch AC/AC Converter," *Power Electronics, Drives Systems & Technologies Conference* (*PEDSTC*), 2015, pp.597-602.