

A new differential colpitts divide-by-2 injection locked frequency divider

Sajad Naderi Nejad
Electrical Engineering Department
Shahid Bahonar university of kerman
Kerman, Iran
sadjad121@gmail.com

Mohammad Jafar Hemmati
Electrical Engineering Department
Shahid Bahonar university of kerman
Kerman, Iran
mohamad_hemati@eng.uk.ac.ir

Ahmad Hakimi
Electrical Engineering Department
Shahid Bahonar university of kerman
Kerman, Iran
hakimi@uk.ac.ir

Abstract— In this work, a new differential injection locked frequency divider is proposed. The circuit is realized with a current-switching colpitts voltage controlled oscillator, a NMOS transistor and two inductors. The MOS transistor is used as an injection device for applying the input signal. In the proposed circuit, the MOS transistor is placed between the varactor capacitors. In order to achieve outputs with the division order of two, a second-harmonic input signal is applied to the gate of injection MOS transistor. The proposed ILFD draws 1.702 mA current from 1.5 V supply voltage and locks from 7.45 GHz to 9.25 GHz of input frequency. The divider circuit is designed and simulated with the commercial 0.13 μ m CMOS technology.

Keywords- frequency divider; injection locking; voltage controlled oscillator; divide-by-2

I. INTRODUCTION

High-speed wide-locking range frequency divider is building block in the communication systems for functions such as frequency synthesis and quadrature signal generation [1]. Recently, there have been introduced different topologies of frequency divider for these purposes and also low power applications. Among different types of frequency dividers such as static, dynamic and injection locking topologies, the later one is more popular for RF systems [2-4]. In fact, due to low power consuming and capability of injection locking based topologies for operating at higher RF frequencies, these types of dividers (ILFDs) have attracted much attention in comparison with the others. The operation mechanism of these topologies is based on injection locking phenomenon. In this case, by injecting an external periodic signal to an oscillator circuit with the free running frequency of ω_o , the oscillator circuit can lock it [5-6]. In fact, if the frequency of injecting signal is very close to the free-running frequency or one of its harmonics, the oscillator will track the input frequency. Generally, each topologies of dividers can be categorized into even and odd mode divisions. Hence, divide-by-2 and divide-by-3 frequency dividers can be adopted in these groups respectively.

Operation mechanism of a divide-by-2 frequency divider




Fig.1 General block diagram of divide-by-2 ILFD

can be modeled with a simple block diagram. In Fig.1, a common model of a divide-by-2 circuit is shown. In this figure, the injection signal is modelled as an additive input (V_{inj}) with a frequency of ω_{inj} . Also, the output frequency is considered as ω_o which is the natural oscillation frequency of the divider when the injected signal is zero. The mixer block in this model achieves $\omega_{inj} \pm \omega_o$ frequency components which only low frequency component ($\omega_{inj} - \omega_o$) can flow through the low-pass-filter. On the other hand, the low-pass-filter block suppresses the high frequency component $\omega_{inj} + \omega_o$.

Generally, the injection locked frequency dividers can be categorized into two groups: ring-oscillator-based and LC-oscillator-based ILFDs. The ring-oscillator-based ILFDs have the large locking range and small chip area but the LC-oscillator-based ILFDs are popular frequency dividers due to their high speed, low-noise and low-power applications [7-18]. In the previously reported works, two types of LC-tank based injection locked frequency dividers have been widely studied. On the other hand, LC-tank based oscillators are widely used as core part in the configuration of injection locked frequency dividers. One of the LC-tank based oscillators which is popularly used as a core block in ILFDs is cross-coupled structure. This type of oscillator has the advantage of simplicity implementation and high startup condition. Another type of LC-tank oscillators is colpitts topology which exhibits better phase noise performance in compared with the cross-coupled one [4]. In the previously reported works, colpitts oscillators are widely studied in RF systems.

In this work, a frequently used configuration of colpitts oscillator which is named current-switching can be used as a core part of the proposed divider. Using of this configuration of

III. SIMULATION RESULTS

The proposed circuit was designed and simulated with the ADS using a standard 0.13- μm RF-CMOS technology. Fig. 3 shows the simulated transient output waveforms of the proposed circuit and its injection signal with the amplitude of 0.25 V. The operation principle of the proposed divide-by-2 circuit can be understood from this figure. The injection signal with the frequency of $2\omega_0$ is injected, and the transient output with the frequency ω_0 is achieved. The output waveform shown in this figure was achieved at $V_{DD}=1.5$ V and a typical controlling voltage of 0.75 V ($V_{\text{tune}}=0.75$ V). Also, the power consumption of the proposed divide-by-2 ILFD is 2.553 mw.

In Fig. 4, the simulated free running tuning range of the circuit with a fixed gate bias is shown. As can be seen, by varying the varactor tuning voltage from 0 to 1.5 V, the output frequency varies from 3.65 to 4.7 GHz.

According to the simulation, at the incident power of 0dbm the locking range of the proposed circuit is from 7.45 GHz to 9.25 GHz of input frequency. Fig. 5 shows the simulated operation frequency and locking range dependence on input power of the proposed ILFD biased at $V_{DD}=1.5$ V with $V_{\text{tune}}=0 \sim 1.5$ V.

Table I shows the comparison of the circuit performances of the proposed ILFD and some previously published reports. It is visible that this proposed work consumes lower power and shows larger locking range.




Fig.3 Simulated output waveforms of the proposed circuit for $V_{DD} = 1.5\text{V}$, $V_{\text{tune}} = 0.75$ V and $V_{\text{inj}}=0.25$ V




Fig.4 Simulated frequency tuning of the free-running oscillator by varying V_{tune} from 0 to 1.5V




Fig. 5 Simulated input sensitivity of the proposed ILFD at $V_{DD} = 1.5$ V, from the right to the left, $V_{\text{tune}}=0, 0.2, 0.4, 0.6, 0.8, 1, 1.25, 1.5$ V

In Fig.6 the simulated phase noise of the proposed ILFD in the locked condition is shown. The locked phase noise of the divide-by-2 ILFD at 1-MHz offset is -121.55 dBc/Hz, and the phase noise of the injection source at 1-MHz offset is -114 dBc/Hz. The phase noise of the proposed circuit is 7.55 dB lower than the phase noise of the injection source signal.

TABLE I COMPARISON OF THE PERFORMANCES OF THE PROPOSED ILFD WITH THE REPORTED ILFDS IN [9] AND [14]

ILFD	Pin (dBm)	CMOS Tech.	Pdiss. (mw)	Locking Range (GHz)
[9]	-	0.18 μm	4.395	7.512 ~ 8.204
[14]	4	0.18 μm	23	38.3 ~ 40.6
This work (simulated)	0	0.13 μm	2.553	7.45 ~ 9.25




Fig. 6 Simulated phase noises of the injection source and proposed ILFD shown in Fig. 2 at $V_{DD}=1.5$ V, $V_{tune}=0.75$ V

IV. CONCLUSION

A new differential colpitts divide-by-2 ILFD has been proposed and simulated in standard $0.13\text{-}\mu\text{m}$ RF-CMOS technology. The proposed circuit is realized with a current-switching colpitts oscillator with a transistor as an injection element and two inductors. The injection transistor which is placed between the varactor capacitors plays as a role of a mixer for the combining of the input injection and the output oscillating signal. Two inductors are used to spread the locking range and lower the phase noise of the circuit. The proposed ILFD consumes 2.553 mw power at the supply voltage of 1.5 V. The locking range of the proposed divide-by-2 circuit is from 7.45 GHz to 9.25 GHz of input frequency at the incident power of 0 dBm. Also, the simulated phase noise of proposed circuit at 1-MHz offset is -121.55 dBc/Hz.

REFERENCES

- [1] B. Razavi, "Monolithic Phase-Locked Loops and Clock Recovery Circuits," IEEE Press, 1996. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, pp.68-73, 1892.
- [2] C. Wei-Zen and K. Chien-Liang, "18 GHz and 7 GHz superharmonic injection-locked dividers in $0.25\ \mu\text{m}$ CMOS technology," in Proc. ESSCIRC, 2002, pp. 89-92.
- [3] M. Tiebout, "A $480\ \mu\text{W}$ 2 GHz ultra low power dual-modulus prescaler in $0.25\ \mu\text{m}$ standard CMOS," in IEEE International Symposium on Circuit and System (ISCAS), 2000, pp. 741 - 744.
- [4] Ch. F. Lee, Sh. Y. Jang, and M.-H. Juang, "A wide locking range differential colpitts injection locked frequency divider," IEEE Microwave and Wireless Components Letters, VOL. 17, NO. 11, November 2007.
- [5] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1415-1424, 2004.
- [6] R. Adler, "A Study of locking phenomena in oscillators," Proc. IRE, vol.34, pp 351-357, June 1946.
- [7] Sh. L. Jang, Ch. F. Lee, "A Wide Locking Range LC-Tank Injection-Locked Frequency Divider," IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 17, NO. 8, pp. 613-615, AUGUST 2007.
- [8] M. J. Hemmati and S. Naseh, "A second-harmonic LC quadrature voltage controlled oscillator with direct connection of MOSFETs' substrate," Analog Integrated Circuits and Signal Processing (Mixed Signal Letter), vol. 70, pp. 437-442, 2012.
- [9] S. Lee, S. Jang, C. Nguyen, "Dual-Injection-Locked $\frac{1}{2}$ Divider with Optimized VCO Loaded Q and Current," National Conference on Communications (NCC), pp. 1-2, February 2013.
- [10] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, J.-F. Lee, and M.-H. Juang, "A wide locking range and low voltage CMOS direct injectionlocked frequency divider," IEEE Microw. Wireless Compon. Lett, vol. 16, no. 5, pp. 299-301, May 2006.
- [11] S.-L. Jang, W. Yeh, and C.-F. Lee, M.-H. Juang, "A low power CMOS divide-by-3 LC tank injection locked frequency divider," Microw. Opt. Technol. Lett., vol. 50, pp. 259-262, 2008.
- [12] H. Wu and L. Zhang, "A 16-to-18GHz $0.18\ \mu\text{m}$ epi-CMOS Divide-by-3 injection-locked frequency divider," presented at the IEEE ISSCC Dig. Tech. pp. 27-29, 2006.
- [13] S. Asadian, M. J. Hemmati, and S. Naseh, "A low power 9 GHz Divide-by-3 injection locked frequency divider in $0.18\ \mu\text{m}$ CMOS with 15% locking range," 18th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2011, pp. 611-614.
- [14] J. Lee and B. Razavi, "A 40 GHz frequency divider in $0.18\text{-}\mu\text{m}$ CMOS technology," in VLSI Circuits Tech. Dig., Jun. 2003, pp. 259-262.
- [15] X. P. Yu, A. van Roermund, X. L. Yan, H. M. Cheema, and R. Mahmoudi, "A 3 mW 54.6 GHz divide-by-3 injection locked frequency divider with resistive harmonic enhancement," Microw. Opt. Technol. Lett., vol. 19, pp. 575-577, 2009.
- [16] S.-L. Jang, C.-W. Tai, and C.-F. Lee, "Divide-by-3 injection-locked frequency divider implemented with active inductor," Microw. Opt. Technol. Lett., vol. 50, pp. 1682-1685, 2008.
- [17] S.-L. Jang, C.-Y. Lin, and C.-F. Lee, "A low voltage $0.35\ \mu\text{m}$ CMOS frequency divider with the body injection technique," IEEE Microwave and Wireless Components Letters, vol. 18, pp. 470-472, 2008.
- [18] Sh. L. Jang, Ch. J. Huang, and Ch. C. Liu, "A $0.35\ \mu\text{m}$ CMOS Divide-by-3 LC Injection-Locked Frequency Divider," IEEE Conf. VLSI DAT, pp. 303-306, 2009.